Abstract-A wide-bandwidth automatic gain control (AGC) amplifier IC was developed using a self-aligned selective-epitaxial SiGe heterojunction bipolar transistor (HBT). A transimpedance load circuit was used, and its damping factor was optimized to achieve a wide bandwidth of 32.7 GHz. Capacitor peaking was introduced to the second variable-gain amplifier in order to obtain a wide gain dynamic range of 19 dB. The amplifier IC has a noise figure of 18 dB and an eye pattern at 25 Gb/s. Index Terms-Automatic gain control (AGC) amplifier, optical transmission system, SiGe heterojunction bipolar transistor (HBT).
I. INTRODUCTION
T HE recent popularity of the Internet and multimedia communications has greatly increased the demand for high-speed communication systems. Optical transmission systems operating at 10 Gb/s have been developed for large capacity networks to meet this demand, and a transmission system as fast as 40 Gb/s is just now being developed. Several component IC's for a 40-Gb/s system have been reported, which use various high-speed devices such as Si bipolar transistors [1] , heterojunction bipolar transistors (HBT's) based on SiGe [2] - [5] and InP/InGaAs [6] , GaAs MESFET's [7] , and high electron mobility transistors (HEMT's) [8] . SiGe HBT is one of the most promising of these devices because it is inexpensive and highly reliable.
Automatic gain control (AGC) amplifier IC's are key components in optical-fiber transmission systems. Both wide bandwidth and wide dynamic range are indispensable for an AGC amplifier IC. A packaged AGC amplifier with a bandwidth of 26 GHz and a dynamic range of 6 dB, developed using AlGaAs/GaAs HBT's with a cutoff frequency of 76 GHz, has been reported [9] ; however, both its bandwidth and dynamic range were insufficient for the 40-Gb/s system. In general, the minimum bandwidth needed in a bit rate is about 3/4 [10] ; therefore, a bandwidth of more than 30 GHz is required in a 40-Gb/s system. We recently reported on a Si-based AGC amplifier having a wide bandwidth of 32.7 GHz and a dynamic range of 19 dB [3] , which uses self-aligned selective-epitaxial SiGe HBT's [2] .
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Publisher Item Identifier S 0018-9200(99)06491-4. To develop an AGC amplifier for a 40-Gb/s optical transmission system, not only high-performance devices but also appropriate circuit designs are required in order to extract the device's maximum performance. Peaking techniques are especially essential to achieve a wide bandwidth. However, peaking should be carefully controlled because excessive peaking degrades the flatness in the group delay response, resulting in waveform distortion.
In this paper, we propose design aspects that optimize the peaking control of the variable-gain amplifier stage and show that this technique allows both a wide bandwidth and a wide dynamic range. Experimental results that prove the effectiveness of our design are also shown.
II. SiGe HBT TECHNOLOGY Fig. 1 shows a schematic cross section of a self-aligned selective-epitaxial SiGe HBT with self-aligned stacked metal/in situ doped poly-Si (SMI) electrodes. A 0.54-m-wide SiGe-base and Si-cap multilayer, self-aligned to a 0.14-mwide emitter, was selectively grown by using a ultrahigh vacuum (UHV)/chemical vapor deposition (CVD) system. This self-aligned structure is very effective for reducing collector capacitance. To obtain high-speed characteristics, we used a 20-nm-thick 1 10 cm boron-doped selectiveepitaxial Si
Ge layer with a 10-nm-thick two-step-ramped Ge profile (from 0 to 10% over 5 nm and from 10 to 15% over 5 nm) to form the intrinsic base, which was as shallow as 30 nm. A low thermal cycle process also resulted in a shallow emitter junction depth of 20 nm. To reduce the parasitic resistance of the base, emitter, and collector, tungsten 0018-9200/99$10.00 © 1999 IEEE film was selectively stacked, in a self-aligned manner, on in situ boron-doped poly-Si (IBDP) as the base electrode and on in situ phosphorous-doped poly-Si (IPDP) as the emitter and collector electrodes. Moreover, a 2-m-wide borophosphosilicate-glass-refilled trench was introduced to reduce the substrate capacitance.
The transistor characteristics are listed in Table I . The transistors with an emitter area of 0.14 1.5 m had a cutoff frequency of 92 GHz and a maximum oscillation frequency of 108 GHz. The low collector capacitance of 3.6 fF is attributed to the fully self-aligned SiGe base structure, while the low substrate capacitance of 0.6 fF is attributed to the wide SiOrefilled trench. The base resistance of 210 is attributed to the stacked tungsten/IBDP base electrode.
III. CIRCUIT DESIGN
A schematic of the AGC amplifier core is shown in Fig. 2 . The AGC amplifier is composed of an input buffer, two variable-gain stages (A1 and A2), a constant-gain stage (A3), and an output buffer. The differential gain of each amplifier circuit stage is 8, 8, and 9 dB, respectively. Six dB is lost at the impedance-matching resistor in the output buffer, and another 6 dB is lost because of the single-ended output mode. The input and output buffers each contain two-stage emitter followers. The variable-gain stages consist of a Gilbert multiplier, whose load circuit is composed of a transimpedance circuit [11] - [13] . The transimpedance circuit is used because its low input impedance suppresses the Miller effect of the -in the second variable-gain stage and because the bandwidth can be improved by peaking since the transfer function of transimpedance circuit can have two complex conjugate poles. The signal is applied to the lower transistor pair ( and ), and the gain-control signal ( ) is input to the upper transistor pairs ( -) in the first gain-control stage. The connections of the signal and gain-control signal ( ) are exchanged in the second gain-control stage because the two gain-control stages (A1 and A2) have opposite frequencyresponse dependencies on the gain, so the gain dependence of the frequency response can be compensated by optimizing the peaking capacitance in the second gain-control stage [12] . In this circuit, the keys to achieving both a wide bandwidth and a wide dynamic range are the design of the transimpedance circuit, which is used as a load circuit of the Gilbert multiplier, and the peaking capacitance . The transimpedance circuit is composed of a common emitter amplifier ( and ) and a feedback circuit ( and ). The transimpedance gain of this circuit is approximately expressed as (1) where is an open-loop gain of the common emitter amplifier and , , , and are the input resistance, base resistance, sum of diffusion capacitance and base-emitter junction capacitance, and Miller capacitance of , respectively. The derivation of this equation is given in Appendix I. is a damping factor, and the peaks when . The bandwidth of the transimpedance circuit is dominated by . Thus, , , and should be made small to obtain a wide bandwidth. The large emitter size of transistor reduces the ; however, this makes the large. Therefore, the emitter size of transistor should be optimized carefully. Moreover, a large also allows a wide bandwidth; however, this makes small, resulting in a large peak in the frequency response. The relationship between the bandwidth ( ), peak height, and is calculated by using (1) and is shown in Fig. 3 . The bandwidth improves as decreases due to the peaking effect; however, this improvement is small, and the peak height increases rapidly when becomes less than 0.4. Fig. 4 shows the calculated 40-Gb/s eye pattern of the transimpedance circuit when is 0.5 and 0.25. Here, is changed by The current gain of the gain-control circuit ( -in Fig. 2 ) is expressed as (2) where and are the transconductance, is the base transit time, and is the base resistance of transistors and . The bandwidth of is expressed as
The derivation of these equations is given in Appendix II. Fig. 6 shows the gain and bandwidth dependence on the normalized collector current of . The dc gain increases linearly as increases and becomes zero at ; then the bandwidth also has a minimum value. This is because has a maximum value when . Thus, the bandwidth of the first variable-gain amplifier decreases as the gain decreases. To compensate the bandwidth dependence on the gain in the first variable-gain amplifier, the peaking capacitor is introduced in the second variable-gain amplifier. The transconductance gain ( and ) of the two amplifiers ( and in Fig. 2 ) is expressed as 
where , , and are transconductance, base resistance, and the sum of diffusion capacitance and baseemitter junction capacitance of and , and . The derivation of these equations is given in Appendix III. Fig. 7 shows the normalized gain and phase of and calculated by using (4) and (5), when and mA. A peak is generated in the gain of due to the zero , concerning the peaking capacitor . At first sight, the bandwidth of total gain ( ) seems to decrease due to this peak because has an opposite phase to due to the inverted input signal, so the peak of decreases the total gain at high frequency. However, the bandwidth increases as shown in Fig. 7(a) when the is introduced. This is because the phase of is not opposite to by the influence of , as shown in the Fig. 7(b) . The phase difference between and decreases and has a minimum value of 155 at 40 GHz when is 30 fF. This improves the bandwidth of the total gain from 30 to 70 GHz. Thereby, these two amplifiers ( and ) do not limit the bandwidth of the whole AGC amplifier. Fig. 8 shows the simulated bandwidth and peak height dependence on a . It is shown that a large improves the bandwidth in the small gain range. The bandwidth from 8 to 14 dB is almost constant when is 60 fF; however, the peak height in the frequency response becomes 3 dB. A of 30 fF was chosen to suppress the excessive peaking. A metal-insulator-metal (MIM) capacitor was used for the peaking capacitors to reduce the parasitic resistance. A 75-nm-thick TEOS film, deposited by plasma CVD, was used as an insulator, and 0.5 fF/ m was obtained. Fig. 9 shows a photomicrograph of the fabricated AGC amplifier core. The circuit elements composing the amplifier core were arranged symmetrically to minimize the offset. MIM shunt capacitors of 72 pF, which were connected between a supply voltage and the ground, were located above and below the amplifier core. The power dissipation was 725 mW at of 7.5 V on a chip with a size of 0.95 1.08 mm . The gain, noise figure, and output eye pattern were measured using an on-wafer radio-frequency probe.
IV. EXPERIMENTAL RESULTS
The measured gain versus frequency characteristics are shown in Fig. 10 . A bandwidth of 32.7 GHz was achieved at a maximum gain of 13 dB, and it was 31.6 GHz at the minimum gain of 6 dB. The input voltage range was 90-800 mV . Small fluctuation in the bandwidth was attributed to careful optimization of the peaking capacitor. The measured peak height was larger than the simulation value, as shown in Fig. 8 . This is because the base resistance was larger than the design value, resulting in a small . Fig. 11 shows the noise figure (NF) versus frequency characteristics. The noise power of the AGC amplifier is very small; therefore, the output noise was amplified by a lownoise, wide-bandwidth amplifier (HP83051A), and the noise power was measured by a spectrum analyzer (HP8565E). The noise power of the low-noise, wide-bandwidth amplifier was subtracted from the measured noise power. An NF of about 18 dB below 30 GHz was achieved, and in the range above 30 GHz the NF rapidly increased because the gain decreased quickly beyond the bandwidth. The average NF up to the bandwidth was 18 dB. Fig. 12 shows the output eye pattern at 20 and 25 Gb/s. A 12.5-Gb/s pulse-pattern generator and a 2 : 1 multiplexer were used to generate an input pulse of 2 1 pseudorandom bitstream. The eye patterns were measured in single end. The voltage swing of the input pulse was 90 mV , and the gain was set to the maximum gain. A well-opened eye pattern was obtained at 20 Gb/s [ Fig. 12(a)] ; however, the eye pattern at 25 Gb/s [ Fig. 12(c) ] was not good enough. This is because the output waveform of the 2 : 1 multiplexer (the specification of maximum operating rate was 20 Gb/s) was not good, as shown in Fig. 12(b) .
V. CONCLUSION
A wide-bandwidth AGC amplifier IC was developed using a high-performance SiGe HBT and a circuit design with peaking technique. A transimpedance load circuit was used, and its damping factor was optimized to achieve a wide bandwidth of 32.7 GHz. Capacitor peaking was introduced to the second variable-gain amplifier in order to obtain lowbandwidth variation. A gain dynamic range of 19 dB, a noise 
